Abstract-Using a simplified high-frequency smallsignal equivalent circuit model for BSIM3 MOSFET, the fully differential two-stage folded-cascode CMOS operational amplifier is analyzed to obtain its smallsignal voltage transfer function. As a result, the expressions for dc gain, five zero frequencies, five pole frequencies, unity-gain frequency, and phase margin are derived for op amp design using design equations. Then the analysis result is verified through the comparison with Spice simulations of both a high speed op amp and a low power op amp designed for the 0.13 μm CMOS process.
I. INTRODUCTION
Operational amplifiers have been used in a variety of analog circuits such as instrumentation amplifiers, continuous-time or switched-capacitor filters, analog-todigital or digital-to-analog converters, voltage regulators, and waveform generators. As a result, these op amps are essential analog circuit cells in many mixed-signal integrated circuits. In particular, the differential twostage folded-cascode op amp is needed to obtain high dc gain and wide output swing at low supply voltage in deep submicron technology [1] . For example, this op amp is used in high speed pipeline analog-to-digital converters and high frequency switched-capacitor filters [2] [3] [4] . Design of such high speed and high frequency complementary metal-oxide-semiconductor (CMOS) op amps becomes more critical in low power and low voltage circuits. In addition, transistor models have become more complex to characterize the physical behavior of submicron devices at high frequencies [5, 6] . Thus analog circuit design consumes a significant portion of total design time for mixed-signal integrated circuits. So this is called analog design bottleneck. In order to enhance design productivity, various computer-aided design (CAD) approaches have been presented for op amp design or analog circuit design [7] [8] [9] [10] [11] [12] [13] [14] .
The small-signal design equations for dc gain, pole and zero frequencies, unity-gain frequency, and phase margin of op amps are required in manual design as well as equation-based and mixed CAD. So the pole and zero frequencies can be designed to achieve the stable transient response of operational amplifiers. Moreover, pole-zero doublets in the passband should be controlled through the design equations. Otherwise these doublets may seriously deteriorate the settling time. Such polezero control is an important advantage of equation-based design compared to simulation-based design. Thus it will be desirable that design equations of all op amps should be available. But in spite of the fact that the differential two-stage folded-cascode CMOS op amp is used in various analog circuits, its small signal design equations have not yet been derived analytically. In this paper, the transfer function of such an op amp will be analyzed to obtain its small-signal design equations. Then the analysis result will be verified through the comparison with Spice simulations of both a designed high speed CMOS op amp with a unity-gain frequency of 576 MHz and a designed very low power CMOS op amp with a quiescent power dissipation of 2.5 μW.
II. MOSFET SMALL-SIGNAL MODEL
Spice solves directly for small-signal voltages and currents using the large-signal equations of BSIM3. As a result, BSIM3 guarantees that the results from ac and transient simulation are entirely consistent because the two simulations use the same set of governing transistor equations. Naturally, there is no BSIM3 small-signal equivalent circuit model generated independently from the large-signal equations. But a small-signal circuit model of MOSFETs is needed to obtain the frequency responses of CMOS op amps for their design. A simplified high-frequency small-signal model shown in Fig. 1 has been derived from the large-signal model used by BSIM3 [6] . It will be used in the small-signal analysis of the two-stage folded-cascode op amp circuit.
In this model, the complex transconductance or transadmittance is defined by [5, 6] . Finally, the capacitances of five physical capacitors shown in the small-signal model should include extrinsic capacitances like overlap or junction capacitances. In the small-signal analysis, each capacitor is treated as an ordinary circuit element with the given capacitance. Usually Spice reports these total capacitances at a bias point in the operating point printout. For the IBM 0.13 μm CMOS process, typical small-signal parameters of an nMOS transistor operating in the strong or moderate inversion region are given in Table 1 .
III. SMALL-SIGNAL ANALYSIS
In this section, we analyze and verify the small-signal operation of a fully differential two-stage folded-cascode CMOS op amp to determine its voltage gain in response to the input voltage. Fig. 2 shows this operational amplifier fed by a differential input signal i V that is applied in a complementary or balanced manner [1] [2] [3] [4] .
That is, the gate of M will have no effect on the small signal operation. Thus a differential half circuit of the op amp can be obtained by excluding 3 M for differential signal operation. Fig. 3 shows the equivalent half circuit.
Here n V is the voltage of node n and the differential input voltage is given by ( ) sC has been used as an equivalent admittance between node 2 and node 4. (1) 
Using the output voltage 4 V of the equivalent half circuit, the differential output voltage of the op amp can be expressed as 
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Typically op amps are designed so as to have a dominant 
Thus the dominant pole frequency is approximated as 
For a two-stage folded-cascode op amp designed for the IBM 0.13 μm CMOS process, the comparison between a transfer function with the dominant pole and Spice simulation is shown in Fig. 4 . It can be seen that (12) 
where the last factor is exactly equal to the third factor of the numerator. These factors may give rise to a pole-zero doublet. If this doublet is in the passband, it may cause severe degradation of settling time while only causing minor changes in the frequency response [18] . Besides, the doublet near the unity-gain frequency t w may give rise to errors in estimating t w and the phase margin. To enhance stability and accuracy, it is desirable to impose a design constraint
The unity-gain frequency of the two-stage foldedcascode op amp is an implicit nonposynomial [19] . Using 
where t k is a modeling parameter. Since this design equation is nonlinear and nonposynomial for t w , it 
should be solved or designed iteratively. In Fig. 4 , t f was found by iteration. In such an iterative design process, t k can be considered as an updating parameter.
The phase margin of the op amp is also a complicate nonposynomial. Using arctan( ) x x ; for 0.5 x < , the phase margin PM can be approximately obtained from 
Here it can be seen that a right-half-plane (RHP) zero with negative frequency zi w gives rise to decrease in PM like a left-half-plane pole with positive frequency. Small PM leads to excessive gain peaking in the closedloop frequency response and undesirable ringing in the step response. As a result, the RHP zero will cause degradation of op amp stability. On the contrary, a lefthalf-plane zero increases the phase margin.
IV. DESIGN AND VERIFICATION
In this section, the transfer function will be compared with Spice simulations of the two op amps designed by sequential geometric programming. Table 3 shows the design specifications of op amp 1 and 2. To enlarge the performance difference between two op amps, the op amp 1 was designed as a high speed op amp while the op amp 2 was designed as a low power op amp. In general, because op amp design is a nonlinear optimization problem, we have to solve it using an iterative approach. This is naturally compatible with updating parameters. Typically the design equations consist of the transistor parameters. Thus the nonposynomial parameters and equations are updated through modeling parameters from operating point simulation [11] . In this respect, the used design paradigm can be called a mixed approach utilizing both bias simulations and design equations. Finally, it takes 46 and 17 iterations to design the op amp 1 and op amp 2 respectively.
The basic specifications for op amp design are the constraints on dc gain, unity-gain frequency, and phase margin. In addition to these signal constraints, bias constraints should be imposed to ensure that all transistors remain in saturation for the input common- 
To operate properly for the circuit connection obtaining the unity-gain amplifier, there must be a substantial overlap between the allowable ranges of
CM v
and O v . For maximum output swing, the three bias voltages shown in Fig. 2 can be expressed as
The slew rate taking into account L C can be obtained as 3 15 3 SR min ,
The active area of the op amp is written as 
and the quiescent power dissipation is given by 
In order to get the op amp operating in strong inversion, a bias constraint for the overdrive voltage Table 4 . 
V. CONCLUSIONS
Using a high-frequency small-signal equivalent circuit with the complex transconductance, the fully differential two-stage folded-cascode CMOS operational amplifier was analyzed to obtain its small signal transfer function. As a result, the expressions for dc gain, five zero frequencies, five pole frequencies, unity-gain frequency, and phase margin were derived for op amp design using design equations. From comparing with Spice analysis, the good agreement between the transfer function model and simulation result has been observed for two op amps operating in either moderate or strong inversion. Thus the proposed transfer function could be usefully used in accurately designing the differential two-stage foldedcascode CMOS operational amplifiers.
